




PIC Microcontrollers

Overview





Introduction

■ What is PIC?

- A family of Harvard architecture microcontrollers made by Microchip Technology
- Derived from the PIC1650 originally developed by General Instrument Microelectronics Division.
- The name PIC was originally an acronym for **"Programmable Intelligent Computer"**.


Introduction

■ Why PIC is popular?

- low cost ,wide availability with high clock speed
- availability of low cost or free development tools
- Only 37 instructions to remember
- serial programming and re-programming with flash memory capability
- Its code is extremely efficient, allowing the PIC to run with typically less program memory than its larger competitors
- PIC is very small and easy to implement for non-complex problems and usually accompanies to the microprocessors as an interface


Two Different Architectures

- Harvard Architectures
(newer arch.)



Harvard Architecture


- Von-Neumann Architecture



Von-Neumann Architecture

Two Different Architectures


- Harvard Architectures



Harvard Architecture

- Used mostly in RISC CPUs
- Separate program bus and data bus: can be of different widths
- For example, PICs use:
 - Data memory (RAM): a small number of 8bit registers
 - Program memory (ROM): 12bit, 14bit or 16bit wide (in EPROM, FLASH, or ROM)

- Von-Neumann Architecture



Von-Neumann Architecture

- Used in: 80X86 (CISC PCs)
- Only one bus between CPU and memory
- RAM and program memory share the same bus and the same memory, and so must have the same bit width
- **Bottleneck**: Getting instructions interferes with accessing RAM

RISC vs. CISC

■ Reduced Instruction Set Computer (RISC)

- Used in: SPARC, ALPHA, Atmel AVR, etc.
- Few instructions
(usually < 50)
- Only a few addressing modes
- Executes 1 instruction in 1 internal clock cycle (T_{cyc})

■ Complex Instruction Set Computer (CISC)

- Used in: 80X86, 8051, 68HC11, etc.
- Many instructions
(usually > 100)
- Several addressing modes
- Usually takes more than 1 internal clock cycle (T_{cyc}) to execute



Family Core Architecture Differences

■ The PIC Family: Cores

- 12bit cores with 33 instructions: 12C50x, 16C5x
- 14bit cores with 35 instructions: 12C67x, 16Cxxx
- 16bit cores with 58 instructions: 17C4x, 17C7xx
- 'Enhanced' 16bit cores with 77 instructions: 18Cxxx

The PIC Family: Speed


- Can use crystals, clock oscillators, or even an RC circuit.
- Some PICs have a built in 4MHz RC clock, Not very accurate, but requires no external components!
- Instruction speed = 1/4 clock speed ($T_{cyc} = 4 * T_{clk}$)
- All PICs can be run from DC to their maximum specified speed:

12C50x	4MHz
12C67x	10MHz
16Cxxx	20MHz
17C4x / 17C7xxx	33MHz
18Cxxx	40MHz

Clock and Instruction Cycles


■ Instruction Clock

- Clock from the oscillator enters a microcontroller via OSC1 pin where internal circuit of a microcontroller divides the clock into four even clocks Q1, Q2, Q3, and Q4 which do not overlap.
- These four clocks make up one **instruction cycle** (also called machine cycle) during which one instruction is executed.
- Execution of instruction starts by calling an instruction that is next in string.
- Instruction is called from program memory on every Q1 and is written in instruction register on Q4.
- Decoding and execution of instruction are done between the next Q1 and Q4 cycles. On the following diagram we can see the relationship between instruction cycle and clock of the oscillator (OSC1) as well as that of internal clocks Q1-Q4.
- Program counter (PC) holds information about the address of the next instruction.



Pipelining in PIC

■ Instruction Pipeline Flow



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is “flushed” from the pipeline while the new instruction is being fetched and then executed.

The PIC Family: Program Memory

- Technology: EPROM, FLASH, or ROM
- It varies in size from one chip to another.
 - examples:

12C508	512	12bit instructions
16C711	1024 (1k)	14bit instructions
16F877	8192 (8k)	14bit instructions
17C766	16384 (16k)	16bit instructions

The PIC Family: Data Memory

- PICs use general purpose “File registers” for RAM (each register is 8bits for all PICs)
 - examples:

12C508	25B RAM
16C71C	36B RAM
16F877	368B RAM + 256B of nonvolatile EEPROM
17C766	902B RAM

PIC Programming Procedure

- For example: in programming an embedded PIC featuring electronically erasable programmable read-only memory (EEPROM). The essential steps are:
 - Step 1: On a PC, type the program, successfully compile it and then generate the HEX file.
 - Step 2: Using a PIC device programmer, upload the HEX file into the PIC. This step is often called "**burning**".
 - Step 3: Insert your PIC into your circuit, power up and verify the program works as expected. This step is often called "**dropping**" the chip. If it isn't, you must go to Step 1 and **debug** your program and repeat burning and dropping.




PIC16F877A Features

High Performance RISC CPU:

- Only 35 single word instructions to learn
- All single cycle instructions except for program branches, which are two-cycle
- Operating speed: DC - 20 MHz clock input DC - 200 ns instruction cycle

PIC16F877A Pin Layout




PIC Memory

- The PIC16F877A has an 8192 (8k) 14bit instruction program memory
- 368 Bytes Registers as Data Memory :
 - Special Function Registers: used to control peripherals and PIC behaviors
 - General Purpose Registers: used to a normal temporary storage space (RAM)
- 256 Bytes of nonvolatile EEPROM

PIC Program Memory

- The PIC16F877 8192 (8k) 14bit instructions



PIC Data Memory

The most important registers have addresses in all the four banks


File Address	File Address	File Address	File Address
Indirect addr. ^(*)	Indirect addr. ^(*)	Indirect addr. ^(*)	Indirect addr. ^(*)
TMR0 00h	OPTION_REG 80h	TMR0 100h	OPTION_REG 180h
TMR0 01h	OPTION_REG 81h	TMR0 101h	OPTION_REG 181h
PCL 02h	PCL 82h	PCL 102h	PCL 182h
STATUS 03h	STATUS 83h	STATUS 103h	STATUS 183h
FSR 04h	FSR 84h	FSR 104h	FSR 184h
PORTA 05h	TRISA 85h	PORTB 105h	TRISA 185h
PORTB 06h	TRISB 86h	PORTB 106h	TRISB 186h
PORTC 07h	TRISC 87h	PORTB 107h	TRISB 187h
PORTD ⁽¹⁾ 08h	TRISD ⁽¹⁾ 88h	PORTB 108h	TRISB 188h
PORTE ⁽¹⁾ 09h	TRISE ⁽¹⁾ 89h	PORTB 109h	TRISB 189h
PCLATH 0Ah	PCLATH 8Ah	PCLATH 10Ah	PCLATH 18Ah
INTCON 0Bh	INTCON 8Bh	INTCON 10Bh	INTCON 18Bh
PIR1 0Ch	PIE1 8Ch	EEDATA 10Ch	EECON1 18Ch
PIR2 0Dh	PIE2 8Dh	EEADR 10Dh	EECON2 18Dh
TMR1L 0Eh	PCON 8Eh	EEDATH 10Eh	Reserved ⁽²⁾ 18Eh
TMR1H 0Fh	PCON 8Fh	EEADRH 10Fh	Reserved ⁽²⁾ 18Fh
T1CON 10h	SSPCON2 90h	General Purpose Register 110h	General Purpose Register 190h
TMR2 11h	PR2 91h	General Purpose Register 111h	General Purpose Register 191h
T2CON 12h	PR2 92h	General Purpose Register 112h	General Purpose Register 192h
SSPBUF 13h	SSPADD 93h	General Purpose Register 113h	General Purpose Register 193h
SSPCON 14h	SSPSTAT 94h	General Purpose Register 114h	General Purpose Register 194h
CCPR1L 15h	SSPSTAT 95h	General Purpose Register 115h	General Purpose Register 195h
CCPR1H 16h	SSPSTAT 96h	General Purpose Register 116h	General Purpose Register 196h
CCP1CON 17h	TXSTA 97h	General Purpose Register 117h	General Purpose Register 197h
RCSTA 18h	SPBRG 98h	General Purpose Register 118h	General Purpose Register 198h
TXREG 19h	SPBRG 99h	General Purpose Register 119h	General Purpose Register 199h
RCREG 1Ah	SPBRG 9Ah	General Purpose Register 11Ah	General Purpose Register 19Ah
CCPR2L 1Bh	SPBRG 9Bh	General Purpose Register 11Bh	General Purpose Register 19Bh
CCPR2H 1Ch	CMCON 9Ch	General Purpose Register 11Ch	General Purpose Register 19Ch
CCP2CON 1Dh	CVRCON 9Dh	General Purpose Register 11Dh	General Purpose Register 19Dh
ADRESH 1Eh	ADRESL 9Eh	General Purpose Register 11Eh	General Purpose Register 19Eh
ADCON0 1Fh	ADCON1 9Fh	General Purpose Register 11Fh	General Purpose Register 19Fh
General Purpose Register 20h	ADCON1 A0h	General Purpose Register 120h	General Purpose Register 1A0h
General Purpose Register 96 Bytes	General Purpose Register 80 Bytes	General Purpose Register 80 Bytes	General Purpose Register 80 Bytes
accesses 70h-7Fh	accesses 70h-7Fh	accesses 70h-7Fh	accesses 70h-7Fh
Bank 0 7Fh	Bank 1 FFh	Bank 2 17Fh	Bank 3 1FFh

The data memory is divided into 4 memory banks

Note 1: These registers are not implemented on the PIC16F876A.
 Note 2: These registers are reserved, maintain these registers clear.

Register Addressing Modes

Immediate Addressing: Movlw H'0F'



Indirect Addressing:

- Full 8 bit register address is written the special function register FSR
- INDF is used to get the content of the address pointed by FSR
- Exp : A sample program to clear RAM locations H'20' – H'2F:

MOVLW 0x20 ;initialize pointer

MOVWF FSR ;to RAM

NEXT CLRF INDF ;clear INDF register

INCF FSR,F ;inc pointer

BTFSS FSR,4 ;all done?

GOTO NEXT ;no clear next

CONTINUE

;yes continue

Direct Addressing:

PIC Family Control Registers

- Uses a series of “Special Function Registers” for controlling peripherals and PIC behaviors.
 - **STATUS** → Bank select bits, ALU bits (zero, borrow, carry)
 - **INTCON** → Interrupt control: interrupt enables, flags, etc.
 - **OPTION_REG** → contains various control bits to configure the TMR0 prescaler/WDT postscaler, the External INT Interrupt, TMR0 and the weak pull-ups on PORTB

Special Function Register

”STATUS Register“

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	$\overline{\text{TO}}$	$\overline{\text{PD}}$	Z	DC	C
bit 7							bit 0

- bit 7 **IRP:** Register Bank Select bit (used for indirect addressing)
 1 = Bank 2, 3 (100h - 1FFh)
 0 = Bank 0, 1 (00h - FFh)
- bit 6-5 **RP1:RP0:** Register Bank Select bits (used for direct addressing)
 11 = Bank 3 (180h - 1FFh)
 10 = Bank 2 (100h - 17Fh)
 01 = Bank 1 (80h - FFh)
 00 = Bank 0 (00h - 7Fh)
 Each bank is 128 bytes
- bit 4 **$\overline{\text{TO}}$:** Time-out bit
 1 = After power-up, CLRWD $\overline{\text{T}}$ instruction, or SLEEP instruction
 0 = A WDT time-out occurred
- bit 3 **$\overline{\text{PD}}$:** Power-down bit
 1 = After power-up or by the CLRWD $\overline{\text{T}}$ instruction
 0 = By execution of the SLEEP instruction
- bit 2 **Z:** Zero bit
 1 = The result of an arithmetic or logic operation is zero
 0 = The result of an arithmetic or logic operation is not zero
- bit 1 **DC:** Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
 (for borrow, the polarity is reversed)
 1 = A carry-out from the 4th low order bit of the result occurred
 0 = No carry-out from the 4th low order bit of the result
- bit 0 **C:** Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
 1 = A carry-out from the Most Significant bit of the result occurred
 0 = No carry-out from the Most Significant bit of the result occurred
- Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high, or low order bit of the source register.

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

Special Function Register

“INTCON Register”

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
bit 7							bit 0

- bit 7 **GIE:** Global Interrupt Enable bit
 1 = Enables all unmasked interrupts
 0 = Disables all interrupts
- bit 6 **PEIE:** Peripheral Interrupt Enable bit
 1 = Enables all unmasked peripheral interrupts
 0 = Disables all peripheral interrupts
- bit 5 **TMR0IE:** TMR0 Overflow Interrupt Enable bit
 1 = Enables the TMR0 interrupt
 0 = Disables the TMR0 interrupt
- bit 4 **INTE:** RB0/INT External Interrupt Enable bit
 1 = Enables the RB0/INT external interrupt
 0 = Disables the RB0/INT external interrupt
- bit 3 **RBIE:** RB Port Change Interrupt Enable bit
 1 = Enables the RB port change interrupt
 0 = Disables the RB port change interrupt
- bit 2 **TMR0IF:** TMR0 Overflow Interrupt Flag bit
 1 = TMR0 register has overflowed (must be cleared in software)
 0 = TMR0 register did not overflow
- bit 1 **INTF:** RB0/INT External Interrupt Flag bit
 1 = The RB0/INT external interrupt occurred (must be cleared in software)
 0 = The RB0/INT external interrupt did not occur
- bit 0 **RBIF:** RB Port Change Interrupt Flag bit
 1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared (must be cleared in software).
 0 = None of the RB7:RB4 pins have changed state

Legend:

R = Readable bit
 - n = Value at POR

W = Writable bit
 '1' = Bit is set

U = Unimplemented bit, read as '0'
 '0' = Bit is cleared x = Bit is unknown



PIC Peripherals

- Each peripheral has a set of SFRs to control its operation.
- Different PICs have different on-board peripherals

Peripheral Features

- 5 Digital I/O Ports
- Three timer/counter modules
 - Timer0: 8-bit timer/counter with 8-bit pre-scaler
 - Timer1: 16-bit timer/counter with pre-scaler, can be incremented during SLEEP via external crystal/clock
 - Timer2: 8-bit timer/counter with 8-bit period register, pre-scaler and post-scaler
- A 10-bit ADC with 8 inputs
- Two Capture, Compare, PWM modules
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- Synchronous Serial Port (SSP) with SPI™ (Master mode) and I2C™ (Master/Slave)
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI) with 9-bit address detection
- Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and CS controls

PIC Peripherals: Ports (Digital I/O)

- Ports are basically digital I/O pins which exist in all PICs
- The PIC16F877A have the following ports:
 - PORT A has 6 bit wide, Bidirectional
 - PORT B,C,D have 8 bit wide, Bidirectional
 - PORT E has 3 bit wide, Bidirectional
- Ports have 2 control registers
 - TRISx sets whether each pin is an input (1) or output (0)
 - PORTx sets their output bit levels or contain their input bit levels
- Pin functionality “overloaded” with other features
- Most pins have 25mA source/sink thus it can drive LEDs directly




PIC Peripherals: Analogue to Digital Converter

- Only available in 14bit and 16bit cores
- F_s (sample rate) $< 54\text{KHz}$
- the result is a 10 bit digital number
- Can generate an interrupt when ADC conversion is done

PIC Peripherals: Analogue to Digital Converter

- The A/D module has four registers. These registers are:
 - A/D Result High Register (ADRESH)
 - A/D Result Low Register (ADRESL)
 - A/D Control Register0 (ADCON0)
 - A/D Control Register1 (ADCON1)
- Multiplexed 8 channel inputs
 - Must wait T_{acq} to charge up sampling capacitor
- Can take a reference voltage different from that of the controller



PIC Peripherals: USART: UART

- Serial Communications Peripheral:
Universal Synch./Asynch. Receiver/Transmitter
- Interrupt on TX buffer empty and RX buffer full
- Asynchronous communication: UART (RS-232C serial)
 - Can do 300bps - 115kbps
 - 8 or 9 bits, parity, start and stop bits, etc.
 - Outputs 5V so you need a RS232 level converter (e.g., MAX232)

PIC Peripherals: USART: UART


- ❑ Synchronous communication: i.e., with clock signal
- ❑ SPI = Serial Peripheral Interface
 - ❑ 3 wire: Data in, Data out, Clock
 - ❑ Master/Slave (can have multiple masters)
 - ❑ Very high speed (1.6Mbps)
 - ❑ Full speed simultaneous send and receive (Full duplex)
- ❑ I2C = Inter IC
 - ❑ 2 wire: Data and Clock
 - ❑ Master/Slave (Single master only; multiple masters clumsy)
 - ❑ Lots of cheap I2C chips available; typically < 100kbps



PIC Peripherals: Timers

- Available in all PICs.
- generate interrupts on timer overflow.
- Some 8bits, some 16bits, some have prescalers and/or postscalers
- Can use external pins as clock in/clock out (ie, for counting events or using a different F_{osc})

Timer 0 Block Diagram



Special Function Register

OPTION_REG Register

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPUP	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

- bit 7 **RBPUP**: PORTB Pull-up Enable bit
 1 = PORTB pull-ups are disabled
 0 = PORTB pull-ups are enabled by individual port latch values
- bit 6 **INTEDG**: Interrupt Edge Select bit
 1 = Interrupt on rising edge of RB0/INT pin
 0 = Interrupt on falling edge of RB0/INT pin
- bit 5 **T0CS**: TMR0 Clock Source Select bit
 1 = Transition on RA4/T0CKI pin
 0 = Internal instruction cycle clock (CLKOUT)
- bit 4 **T0SE**: TMR0 Source Edge Select bit
 1 = Increment on high-to-low transition on RA4/T0CKI pin
 0 = Increment on low-to-high transition on RA4/T0CKI pin
- bit 3 **PSA**: Prescaler Assignment bit
 1 = Prescaler is assigned to the WDT
 0 = Prescaler is assigned to the Timer0 module
- bit 2-0 **PS2:PS0**: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1 : 2	1 : 1
001	1 : 4	1 : 2
010	1 : 8	1 : 4
011	1 : 16	1 : 8
100	1 : 32	1 : 16
101	1 : 64	1 : 32
110	1 : 128	1 : 64
111	1 : 256	1 : 128


Legend:

R = Readable bit
 - n = Value at POR

W = Writable bit
 '1' = Bit is set


U = Unimplemented bit, read as '0'
 '0' = Bit is cleared x = Bit is unknown

PIC16F877A Block Diagram



Note 1: Higher order bits are from the STATUS register.

PIC16F877A Block Diagram





PIC16F877A Instruction Set

Bit-oriented file register operations

Literal and control operations

General

7 6 0
CALL and GOTO instructions only



k = 8-bit immediate value

k = 11-bit immediate value

ADDW f, d	Add W and f	1	00	0111	ffff	ffff	C,DC,Z	1,2
BCF f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
ADDLW k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT -	Clear Watchdog Timer	1	00	0000	0110	0100	$\overline{TO}, \overline{PD}$	
GOTO k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE -	Return from interrupt	2	00	0000	0000	1001		
RETLW k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN -	Return from Subroutine	2	00	0000	0000	1000		
SLEEP -	Go into Standby mode	1	00	0000	0110	0011	$\overline{TO}, \overline{PD}$	
SUBLW k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
SWAPF f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2

Literal and Control Instructions

Mnemonic	Description	Function
addlw k	Add literal to W	$k + W \rightarrow W$
andlw k	AND literal and W	$k \text{ .AND. } W \rightarrow W$
call k	Call subroutine	$PC + 1 \rightarrow TOS, k \rightarrow PC$
clrwdt	Clear watchdog timer	$0 \rightarrow WDT$ (and prescaler if assigned)
goto k	Goto address (k is nine bits)	$k \rightarrow PC$ (9 bits)
iorlw k	Incl. OR literal and W	$k \text{ .OR. } W \rightarrow W$
movlw k	Move Literal to W	$k \rightarrow W$
option	Load OPTION register	$W \rightarrow \text{OPTION Register}$
retfie	Return from Interrupt	$TOS \rightarrow PC, 1 \rightarrow GIE$
retlw k	Return with literal in W	$k \rightarrow W, TOS \rightarrow PC$
return	Return from subroutine	$TOS \rightarrow PC$
sleep	Go into Standby Mode	$0 \rightarrow WDT$, stop oscillator
sublw k	Subtract W from literal	$K - W \rightarrow W$
tris f	Configure port f (downward compat. instr.)	$W \rightarrow \text{I/O control reg } f$
xorlw k	Exclusive OR literal and W	$k \text{ .XOR. } W \rightarrow W$

Key:

Field	Description
b	Bit address within an 8-bit file register
d	Destination select; <div> <div>d = 0</div> <div>Store result in W</div> </div> <div> <div>d = 1</div> <div>Store result in file register f.</div> </div> <div>Default is d = 1.</div>
f	Register file address (0x00 to 0xFF)
k	Literal field, constant data or label
W	Working register (accumulator)

Byte-Oriented Instructions

Mnemonic	Description	Function
addwf f,d	Add W and f	$W + f \rightarrow d$
andwf f,d	AND W and f	$W \text{ .AND. } f \rightarrow d$
clrf f	Clear f	$0 \rightarrow f$
clrw	Clear W	$0 \rightarrow W$
comf f,d	Complement f	$\text{.NOT. } f \rightarrow d$
decf f,d	Decrement f	$f - 1 \rightarrow d$
decfsz f,d	Decrement f, skip if zero	$f - 1 \rightarrow d$, skip if 0
incf f,d	Increment f	$f + 1 \rightarrow d$
incfsz f,d	Increment f, skip if zero	$f + 1 \rightarrow d$, skip if 0
iorwf f,d	Inclusive OR W and f	$W \text{ .OR. } f \rightarrow d$
movf f,d	Move f	$f \rightarrow d$
movwf f	Move W to f	$W \rightarrow f$
nop	No operation	
rlf f,d	Rotate left f	
rrf f,d	Rotate right f	
subwf f,d	Subtract W from f	$f - W \rightarrow d$
swapf f,d	Swap halves f	$f(0:3) \leftrightarrow f(4:7) \rightarrow d$
xorwf f,d	Exclusive OR W and f	$W \text{ .XOR. } f \rightarrow d$

Bit-Oriented Instructions

Mnemonic	Description	Function
bcf f,b	Bit clear f	$0 \rightarrow f(b)$
bsf f,b	Bit set f	$1 \rightarrow f(b)$
btfsc f,b	Bit test, skip next instruction if clear	skip if $f(b) = 0$
btfss f,b	Bit test, skip next instruction if set	skip if $f(b) = 1$

Key:


Field	Description
b	Bit address within an 8-bit file register
d	Destination select; <div style="display: flex; justify-content: space-between; padding: 0 10px;"> <div>d = 0</div> <div>Store result in W</div> </div> <div style="display: flex; justify-content: space-between; padding: 0 10px;"> <div>d = 1</div> <div>Store result in file register f.</div> </div> <div style="text-align: right; padding: 0 10px;">Default is d = 1.</div>
f	Register file address (0x00 to 0xFF)
k	Literal field, constant data or label
W	Working register (accumulator)

PIC Applications

■ LED Flasher

Loop:

```
bsf    PORTB, 0
call   Delay_500ms
bcf    PORTB, 0
call   Delay_500ms
goto   Loop
```



PIC Applications

■ Button Read


```

        Movlw    0
        movwf    TRISD, f
        bsf      TRISD, 2

Loop:
        btfsc    PORTD, 2
        goto     light
        goto     No_light

Light:
        bsf      PORTB, 0
        goto     Loop

No_light:
        bcf      PORTB, 0
        goto     Loop
    
```



References and Further Readings

- <http://www.microchip.com>
- http://en.wikipedia.org/wiki/PIC_microcontroller
- 16F87x Data Sheet
- Mid Range Manual



**Thank You For Your
Attendance.**